

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

1300 I STREET, N.W.
WASHINGTON, DC 20005-3315

202 • 408 • 4000
FACSIMILE 202 • 408 • 4400

ATLANTA
404•653•6400
PALO ALTO
650•849•6600



WRITER'S DIRECT DIAL NUMBER:

(202) 408-4024

TOKYO
011•813•3431•6943
BRUSSELS
011•322•646•0353

JC490 U.S. PTO
09/659584
09/11/00

September 11, 2000

ATTORNEY DOCKET NO.: 04329.2405

**Box Patent Application
Assistant Commissioner for Patents
Washington, D.C. 20231**

New U.S. Patent Application
Title: METHOD AND SYSTEM FOR SIMULATING
AN OPERATION OF A MEMORY
Inventors: 1) Hideo AIZAWA, and 2) Makoto KISHINO

Sir:

We enclose the following papers for filing in the United States Patent and Trademark Office in connection with the above patent application.

1. A check for \$964.00 representing a \$924.00 filing fee and \$40.00 for recording the Assignment.
2. Application - 32 pages, including 6 independent claims and 15 claims total.
3. Drawings - 7 sheets of formal drawings containing 9 figures.
4. Declaration and Power of Attorney.
5. Recordation Form Cover Sheet and Assignment to Kabushiki Kaisha Toshiba.
6. Certified copy of Japanese Patent Application No. 11-315884, filed on November 5, 1999.
7. Information Disclosure Statement and Information Disclosure Citation, PTO 1449 with documents attached.

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

Assistant Commissioner for Patents

September 11, 2000

Page 2

Applicants claim the right to priority based on Japanese Patent Application No. 11-315884, filed on November 5, 1999.


Please accord this application a serial number and filing date and record and return the Assignment to the undersigned.

The Commissioner is hereby authorized to charge any additional filing fees due and any other fees due under 37 C.F.R. § 1.16 or § 1.17 during the pendency of this application to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW,
GARRETT & DUNNER, L.L.P.

By:



Richard V. Burgujian
Reg. No. 31,744

RVB/FPD/sci
Enclosures

TITLE OF THE INVENTION

METHOD AND SYSTEM FOR SIMULATING AN OPERATION OF
A MEMORY

CROSS-REFERENCE TO RELATED APPLICATIONS

5 This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 11-315884, filed November 5, 1999, the entire contents of which are incorporated herein by reference.

10 BACKGROUND OF THE INVENTION

The present invention relates to a method and a system for simulating an operation of a memory and, more specifically, to a method and a system which are so improved that an error operation of a memory can be simulated.

15 As hardware to be designed, such as an LSI, increases in size, a design technique of describing functional specifications of the hardware by computer programs such as hardware description language and simulating an operation of the hardware, has recently been established. The simulation technique using such software allows the operation of a development-targeted LSI to be verified with efficiency.

20 In order to verify the operation of an LSI having a memory control function, an external memory model describing the operation of a memory to be controlled should be prepared in addition to a functional model of

the LSI. The external memory model is generally based on a memory capable of correctly reading out the write data. This is because in most normal semiconductor memory devices such as a DRAM and a SRAM, no errors occur in the read/write operation and the write data can correctly be read out. The operation of the LSI can thus be verified correctly, provided that an external memory model which reads out write data has only to be prepared.

However, semiconductor memory devices, which is not always able to correctly read out write data like a flash memory (flash EEPROM), have recently started to increase and accordingly a system having a function of detecting a memory error need to be developed.

For example, in a memory system using a flash memory, an ECC (error correcting code) is generated in units of write data and stored in a flash memory together with write data and, when data is read out, a memory controller detects and corrects an error of the read data in accordance with the ECC.

To correctly verify the operation of the memory controller, a new external memory model having an error generating function should be prepared.

BRIEF SUMMARY OF THE INVENTION

An object of the present invention is to provide a method and a system capable of easily simulating an error operation of a memory.

Another object of the present invention is to provide a method and a system which are the most suitable for verifying an operation of a memory system using a nonvolatile semiconductor memory such as
5 a flash memory.

In order to resolve the above objects, the present invention is provided with a method of simulating an operation of a memory, comprising the steps of simulating a read/write operation corresponding to
10 a location specified by a first bit set of a memory address including a plurality of bits, using a memory model describing the operation of the memory, and generating an error in the read/write operation of the memory model in accordance with a value of a second bit set of the memory address by making a change to one of
15 write data to be written to the memory model and read data read therefrom, the second bit set being not used for the simulation of the read/write operation using the memory model.

The above simulation method includes an error generating step in addition to a memory operation simulating step. An error can easily be generated in a read/write operation of a memory model only by setting a memory address. A second bit set, which is not used
25 for the simulation of a memory operation, is used as a memory address for indicating the error generation. It is thus unnecessary to prepare a new description of a

signal line exclusively for indication of error generation and it is possible to simulate a memory operation containing an error only by the normal descriptions of an address, data, and the like. An
5 error of a memory operation is generated by making a change, such as bit reverse, to write data to be written to the memory model or read data read therefrom. It is thus unnecessary to make a change to a normal memory model itself which correctly reads out
10 write data, and it is possible to simulate an error operation of a memory only by adding a functional description such as bit reversal of write data/read data to the memory model.

It is preferable to define a set of bits for specifying an error generating address and another set of bits for specifying error mode in the second bit set which is not used for the simulation of the memory operation. The error generating step allows an error to be generated in an address position in accordance
15 with a value of the second bit set of the memory address.
20

When the memory model describes an operation of a nonvolatile semiconductor memory to which write data and an error correction code thereof are written in units of data size, it is preferable to further
25 comprise a step of simulating an error correcting operation of a memory controller for controlling the

nonvolatile semiconductor memory, based on the read
data read from the memory model and the error
correction code, using an LSI model describing an
operation of the memory controller. It is thus
5 possible to verify an error correcting operation of the
memory controller for controlling a nonvolatile
semiconductor memory such as a flash memory.

When an error correcting operation of the memory
controller is simulated, it can be verified from
10 various angles by selectively using a first error mode
in which data is changed within the number of error
correctable bits by an error correction code and a
second error mode in which data is changed by the
number of bits exceeding the number of error
15 correctable bits by the error correction code.

Additional objects and advantages of the invention
will be set forth in the description which follows, and
in part will be obvious from the description, or may
be learned by practice of the invention. The objects
20 and advantages of the invention may be realized and
obtained by means of the instrumentalities and combina-
tions particularly pointed out hereinafter.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

The accompanying drawings, which are incorporated
25 in and constitute a part of the specification, illust-
rate presently preferred embodiments of the invention,
and together with the general description given above

and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.

FIG. 1 is a block diagram showing a structure of a simulation system according to an embodiment of the present invention;

FIG. 2 is a block diagram showing a function of a memory model used in the simulation system according to the embodiment of the present invention;

FIG. 3 is a view showing a specific example of the structure of a flash EEPROM in a memory card whose operation is verified in the simulation system according to the embodiment of the present invention;

FIG. 4 is a diagram showing an example of a memory address space assigned to the memory model used in the simulation system according to the embodiment of the present invention;

FIG. 5 is a table showing an example of memory address matching in the simulation system according to the embodiment of the present invention;

FIG. 6 is a table illustrating an error mode of the simulation system according to the embodiment of the present invention;

FIG. 7 is a diagram showing an example of error occurring position control in the simulation system according to the embodiment of the present invention;

FIG. 8 is a flowchart showing a simulation

operation performed when data is written in the simulation system according to the embodiment of the present invention; and

FIG. 9 is a flowchart showing a simulation operation performed when data is read in the simulation system according to the embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

An embodiment of the present invention will now be described with reference to the accompanying drawings.

FIG. 1 shows a function of a simulation system according to the embodiment of the present invention. The simulation system is used for verifying an operation of an LSI having a memory control function and targeted for development, and the system is realized by computer programs (simulation programs) for simulating an LSI operation in accordance with a test pattern read out of a test pattern file 10.

The simulation program is used to simulate an operation of hardware on a computer in accordance with descriptions of the hardware using a hardware description language. Verilog HDL and VHDL are usable for the hardware description language.

As illustrated in FIG. 1, the simulation program includes a test master model 11, an LSI model 12, and a memory model 13. These models describe the operation of the hardware, and a simulation operation is carried

out in accordance with the descriptions of the models.

In the present embodiment, it is assumed that the LSI model 12 and memory model 13 are functional models describing operations of a controller 101 and a memory 102 embedded in a memory card 100. The memory card 100 contains a memory 102 constituted of a nonvolatile semiconductor memory such as a NAND type flash EEPROM. The memory card 100 is used as a removable recording medium for computers and electronic equipment.

The controller 101 is designed to control an operation of a NAND flash EEPROM at the request of a host device (a computer and electronic equipment) on which the memory card 100 is mounted.

The test master model 11 is a model describing an operation of a CPU and a PCI bus master on a host device for controlling an LSI targeted for development. The test master model 11 controls the memory card 100. The test master model 11 has a function of reading a test pattern from the test pattern file 10 and issuing a control signal (CONTROL) for controlling the LSI model 12 and a function of transmitting/receiving memory data (DATA) to/from the LSI model 12.

The LSI model 12 is a model describing an operation of a development-targeted LSI having a control function of the memory model 13, and it has a function of issuing a memory address (ADDRESS) and a memory control signal (CONTROL) to the memory

model 13 and a function of transmitting/receiving
memory data (DATA) to/from the memory model 13.
The LSI model 12 has an ECC generation function of
generating an ECC (error-correcting code) corresponding
5 to write data and an ECC check function of detecting
and correcting an error in accordance with read data
and its accompanying ECC contents.

The memory model 13 is a model describing a memory
operation controlled by an LSI targeted for development
10 or an operation of the memory 102 of the memory
card 100. The memory model 13 has a function of
generating an error in data read/write operations.
In the error generating function, an error is generated
15 in the read/write operations by making changes (bit
reversal) to write data supplied to the memory model 13
or read data read out of the memory model 13. The
error generating function is controlled by a bit set
other than a bit set used in the memory simulation
20 operation using the memory model 13 within the memory
address (ADDRESS). In other words, the range of the
memory address used in the memory simulation using the
memory model 13 is limited, and a memory address beyond
the range is used for controlling the error generating
function.

25 A specific structure of the memory model 13 with
an error generating function will now be described with
reference to FIG. 2.

As shown in FIG. 2, the memory model 13 includes a memory module model 131, an error control module 132, and a comparison module 133.

The memory module model 131 is a model describing
5 an operation of a NAND flash EEPROM constituting the
memory 102 shown in FIG. 1. This model is predicated
on a memory capable of correctly reading write data.
Since the memory model 13 requires no memory space for
conducting a test on all memory address spaces of the
10 NAND flash EEPROM, only the memory address space, which
can be designated by the lower bit set (ADDRESS_L) of
the memory address (ADDRESS), is defined in the memory
module 131.

Only the lower bit set (ADDRESS_L) of the memory
address (ADDRESS) issued from the LSI model 12 shown in
FIG. 1, is supplied to the memory module model 131 as
an effective memory address (MEM_ADDRESS) for accessing
to the memory module model 131.

The error control module 132 is a functional model
20 for executing data change processing, such as 1-bit
reversal, 2-bit reversal and 3-bit reversal, for write
data supplied from the LSI model 12 shown in FIG. 1 to
the memory module model 131 or read data supplied from
the memory module model 131 to the LSI model 12.

25 The higher bit set (ADDRESS_U) of the memory address
(ADDRESS) from the LSI model 12 is sent to the error
control module 132 as a test mode designating

information (TEST_MODE). The way of changing data is designated by the test mode designating information (TEST_MODE).

A medium bit set (ADDRESS_M) of the memory address (ADDRESS) is supplied from the LSI model 12 to the comparison module 133 as test address information (TEST_ADDR), and so is the effective memory address (MEM_ADDRESS) described above. The test address information (TEST_ADDR) is used to specify an address on which one desires to generate an error (a location on the memory module 131). When a location designated by the test address information (TEST_ADDR) and a location designated by the effective memory address (MEM_ADDRESS) coincide with each other, the error control module 132 performs a data change operation.

A simulation operation of a memory operation using the memory model 13 comprises a normal memory operation simulating step and an error generating step. In the memory operation simulating step, the memory module 131 simulates a normal read/write operation for the location designated by the lower bit set (ADDRESS_L) of the memory address (ADDRESS). In the error generating step, an error is generated on write/read data, by the functions of the error control module 132 and comparison module 133.

In the error generating step, a location on which one desires to generate an error can be designated by

the medium bit set (ADDRESS_M) of the memory address,
and the contents (1-bit error, 2-bit error, 3-bit
error) of an error to be caused can be designated by
the higher bit set (ADDRESS_U) of the memory address
5 (ADDRESS).

Since the memory address (ADDRESS) from the LSI
model 12 is one described in the test pattern file 10,
various errors can be generated in any storage location
in the memory module model 131 by setting the medium
10 bit set (ADDRESS_M) and higher bit set (ADDRESS_U)
described in the test pattern file 10.

The structure of the NAND type flash EEPROM
actually controlled by the development-targeted LSI 12
and the memory address space assigned to the memory
15 module model 131, will now be described.

FIG. 3 illustrates a specific example of
the structure of a NAND type flash EEPROM. This
EEPROM includes a memory cell array 201 and a data
register 202. The memory cell array 201 has a bit
20 configuration of, e.g., 32K pages (rows) × 528 columns
($528 = 512 + 16$) × 8 bits. Each of the pages includes
a 512-byte data storage region and a 16-byte (or more)
redundant region. Basically the write/read operation
is performed for each page by means of the data
register 202. The redundant region is used for storing
25 an ECC corresponding to data in the data storage
region. The size of the redundant region varies from

memory chip to memory chip.

The NAND type flash EEPROM includes a write mode, a read mode and an erase mode. These modes are designated by a control signal and a command from the controller 101.

In the read mode, data can be read in units of page and, in this case, data of one page (512 + 16) is transferred together from the memory cell array 201 to the data register 202. The data of one page is read out of the data register 202, via input/output terminals I/O 0-7, sequentially in units of 8 bits, the terminals I/O 0-7 being used for inputting an address and inputting/outputting data. The readout of data from the data register 202 is executed while column addresses are automatically incremented in sequence in the NAND type flash EEPROM. Needless to say, data can be read from any position within a page and from a boundary between pages.

In the write mode, too, data can be written in units of page and, in this case, write data is written via the input/output terminals I/O 0-7 to the data register 202 in sequence in units of 8 bits. This writing is also executed while column addresses are automatically incremented in sequence in the NAND type flash EEPROM. If write data (512 + 16) of one page is completed, they are transferred together from the data register 202 to the memory cell array 201. Needless to

say, in the write mode, too, data can be read from any position within a page and from a boundary between pages.

FIG. 4 shows an example of a memory address space assigned to the memory module model 131. Only the memory address space for the first four pages (pages 1 to 4) of the 32K pages is assigned to the memory module model 131.

An operation test for memories using the memory module model 131, that is, a memory operation simulation is performed within the memory address space for the four pages (pages 1 to 4).

Referring now to FIG. 5, a specific method of using a memory address in the present embodiment will be described.

The memory address (NAND ADDRESS) for the NAND type flash EEPROM is 24 bits (23:00). The lower 9 bits (08:00) are used as a column address (MA) representing a storage position in a page of the memory module model 131, while the next-lower 2 bits (10:09) are used as a page select address (PA) for selecting one of four pages in the memory module model 131. In other words, the memory address assigned to the memory module model 131 is the lowest 11 bits (10:00) of the memory address (NAND ADDRESS). The highest 2 bits (23:22) of the memory address (NAND ADDRESS) are a test mode designation address (TMA) used as the above-described

test mode designating information (TEST_MODE). The highest 2 bits (23:22 = "00") specifies a normal operation (NORMAL) and, in this case, the error control module 132 does not perform its data change operation.

5 Three combinations other than the highest 2 bits (23:22) each designates an error operation (FAIL MODE). The error operation (FAIL MODE) is shown specifically in FIG. 6.

The error control module 132 defines four
10 operation modes for each of write and read. In the write mode, when the highest 2 bits (23:22) are equal to "00", the error control module 132 operates in a PASS mode to supply write data to the memory module model 131 as it is. When they are equal to "01", the
15 module 132 operates in a 1-bit_Fail mode to reverse the highest bit (07) of one-byte write data and then supply the write data including the reversed bit to the memory module model 131. When they are equal to "10", the module 132 operates in a 2-bit_Fail mode to reverse the
20 higher 2 bits (07:06) of one-byte write data and then supply the write data including the reversed bits to the model 131. Further, when they are equal to "11", the module 132 operates in a 3-bit_Fail mode to reverse the higher 3 bits (07:05) of one-byte write data and
25 then supply the write data including the reversed bits to the model 131.

Since it is not more than a 2-bit error that

can be recovered by an ECC, the error detecting and correcting function of the LSI model 12 can be verified from various angles by selectively using the 1-bit_Fail, 2-bit_Fail, and 3-bit_Fail modes.

5 In the read mode, too, the PASS mode, 1-bit_Fail mode, 2-bit_Fail mode, and 3-bit_Fail mode are defined.

In FIG. 5, the medium 9 bits (20:12) of the memory address (NAND ADDRESS) are addresses used as the test address information (TEST_ADDR) described above. These 10 addresses (TEST_ADDR) are compared with the column addresses of the lower 9 bits (08:00) by the foregoing comparison module 133. When a column address value of the lower 9 bits (08:00) coincides with the memory address (TEST_ADDR) designated by the medium 9 bits (20:12), the error control module 132 operates in accordance with the highest 2 bits (23:22).

In page read/page write, the column address values of the lower 9 bits (08:00) are sequentially updated by +1 starting from the address value designated by the 20 LSI model 12, so that one-byte data corresponding to a column position specified by the FAIL_ADDRESS of the medium 9 bits (20:12) is selected from those of a page as a target to be changed. Consequently, as illustrated in FIG. 7, an error can be generated 25 on data in a column position within a page specified by a page select address by setting a value of the FAIL_ADDRESS of the medium 9 bits (20:12).

The contents of the error depend upon the value of the highest 2 bits (23:22).

The steps of a simulation performed by simulation programs of the present embodiment will now be
5 described with reference to the flowcharts shown in FIGS. 8 and 9.

FIG. 8 shows steps of performing a simulation operation in write mode. First a test pattern file 10 is read by a test master model 11 (step S11), and
10 a test pattern is generated in accordance with the content of the read test pattern file 10 (step S12). The test pattern includes a command for causing the memory model 13 to carry out a write operation, a memory address, and write data, and these are supplied to the LSI model 12. The LSI model 12
15 interprets the contents of an instruction from the test master model 11 and executes the processing according thereto (step S13).

When a memory address is given, the LSI model 12
20 supplies the memory address to the memory model 13 in order to access the memory model 13. In this case, the lower 11 bits (page select address PA + column address MA) of the memory address are set in the memory module model 131 from the LSI model 12 (step S14). In the
25 page write, the value of the column address MA usually represents the initial address in a page.

Next, the medium 9 bits (20:12) of the memory

address are set in the comparison module 133 as an address TEST_ADDR for specifying an error generating position, and the higher 2 bits (23:22) thereof are set in the error control module 132 as an address TMA for specifying an operation mode (step S15).

The LSI model 12 calculates an ECC every time it receives write data (1 byte) (step S16). In other words, since the ECC is added to 512-byte data, it is calculated again every time new write data (1 byte) is received. The write data is then supplied to the memory module model 131. After that, the operation is performed in the memory model 13.

In the memory model 13, the comparison module 133 determines whether MA is equal to TEST_ADDR (step S17). If they are not equal to each other, the write data (1 byte) is written to the data register of the memory module model 131 as it is (step S19). If they are equal to each other, a bit-reversal operation according to the TMA is performed by the error control module 132 to generate error data (1 byte) (step S18), and the error data is written to the data register of the memory module model 131 (step S19).

After the value of the column address MA is updated by +1 (step S20), it is determined whether data of one page is completed in the data register (step S21). The reading of write data from the text pattern file, the calculation of ECC, and the writing

to the data register are repeated until the data of one page is completed. When data of one page and its corresponding ECC are completed, they are written to the page specified by the page select address PA
5 (step S22).

Since the ECC is created on the basis of write data to which no change has been made, the data and ECC are read out of a page to which error data is written and supplied to the LSI model 12, thereby verifying an
10 error detecting/correcting function of the LSI model 12 when a memory error occurs.

FIG. 9 shows a simulation operation in read mode. First a test pattern file 10 is read by a test master model 11 (step S31), and a test pattern is generated in
15 accordance with the content of the read test pattern file 10 (step S32). The test pattern includes a command for causing the memory model 13 to carrying out a read operation, a memory address, and expectation data for data to be read, and these are supplied to the LSI model 12. The LSI model 12 interprets the contents of an instruction from the test master model 11 and
20 executes the processing according thereto (Step S33).

When a memory address is given, the LSI model 12 supplies the memory address to the memory model 13 in
25 order to access the memory model 13. In this case, the lower bits (page select address PA + column address MA) of the memory address are set in the memory module

model 131 from the LSI model 12 (step S34). In the page read, the value of the column address MA usually represents the initial address in a page.

Next, the medium 9 bits (20:12) of the memory address are set in the comparison module 133 as an address TEST_ADDR for specifying an error causing position, and the higher 2 bits (23:22) thereof are set in the error control module 132 as an address TMA for specifying an operation mode (step S35).

In response to an instruction from the LSI model 12, the memory model 13 starts reading data. In the page read, the memory module model 131 reads data (data + ECC) of one page, which is specified by the page select address PA, and supplies them to the data register 202 together (step S36). Updating the column address MA by +1, data is read out of the data register 202 in units of one byte. In this case, in the memory model 13, the comparison module 133 determines whether MA is equal to TEST_ADDR (step S37). If they are not equal to each other, the read data (1 byte) is read from the memory model 13 to the LSI model 12 (step S39). If they are equal to each other, a bit-reversal operation according to the TMA is performed by the error control module 132 to generate error data (1 byte) (step S38), and the error data is read from the memory model 13 to the LSI model 12 (step S39).

Whenever the LSI model 12 receives read data, it generates an ECC therefrom (step S40). The ECC is compared with an ECC read out of the memory model 13 to detect and correct an error. After the value of the column address MA is updated by +1 (step S41), the memory model 13 determines whether data of one page is read out of the data register (step S42). This operation is repeated until the readout of data of one page is completed and, in this case, actually, the processing after step S37 is repeated.

When the readout of data of one page is completed, a new test pattern starts to be read out of the test pattern file.

As described above, in the read mode, too, an error can be generated on data read from any location when the need arises, and the error detecting/correcting function of the LSI model 12 can be verified when a memory error occurs.

The simulation method of the present embodiment is achieved by computer programs. If, therefore, the programs are recorded on a recording medium, such as a CD ROM, from which they can be read, a simulation operation can be performed on a normal computer. The memory model 13 of the present embodiment can be used versatilly as a memory model with an error generating function. In other words, using a normal memory model only for reading write data with

reliability, to which the descriptions of the error control module 132 and comparison module 133 shown in FIG. 2 are added, the control of error generation can easily be performed by specifying a memory address.

5 In the foregoing embodiment, the simulation system is accomplished by computer programs; however, all the structures shown in FIGS. 1 and 2 can be done by hardware. In this case, a logic corresponding to the model, which has been described with reference to
10 FIGS. 1 and 2, is mounted on a printed circuit board.

According to the present invention described above, a memory error can be generated by specifying a memory address, so that an error operation of the memory can easily be simulated, too. It is thus
15 possible to correctly verify an operation of the LSI when a memory error occurs. Since, in particular, an error mode and an error causing position can be specified using a bit set other than that of a memory address used for simulating the memory operation,
20 an error can be generated in any position only by specifying the memory address.

Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to
25 the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from

PRINTED IN U.S.A. ON RECYCLED PAPER BY RICOH CO., LTD.

the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

WHAT IS CLAIMED IS:

1. A method of simulating an operation of
a memory, comprising the steps of:

simulating a read/write operation corresponding to
5 a location specified by a first bit set of a memory
address including a plurality of bits, using a memory
model describing the operation of the memory; and

10 generating an error in the read/write operation of
the memory model in accordance with a value of a second
bit set of the memory address by making a change to one
of write data to be written to the memory model and
read data read therefrom, the second bit set being not
used for the simulation of the read/write operation
using the memory model.

15 2. The method according to claim 1, wherein the
second bit set of the memory address includes error
address information for specifying an error generating
address and error mode information for specifying
a content of error generation, and the error generating
20 step comprises:

a step of detecting whether a value of the first
bit set of the memory address and a value specified by
the error address information coincide with each other;
and

25 a step of reversing at least one bit of one of the
write data and the read data in accordance with the
error mode information when the value of the first bit

set and the value specified by the error address information coincide with each other.

3. The method according to claim 1, wherein the memory model describes an operation of a nonvolatile semiconductor memory to which write data and an error correction code thereof are written in units of data size so as to correspond to each other, and the method further comprises a step of simulating an error correcting operation of a memory controller for controlling the nonvolatile semiconductor memory, based on the read data and the error correction code, using an LSI model describing an operation of the memory controller.

4. The method according to claim 3, wherein the error generating step includes a first error mode for making a change to one of the write data to be written to the memory model and the read data read therefrom within the number of error correctable bits using the error correction code and a second error mode for making a change thereto by the number of bits exceeding the number of error correctable bits, one of the first error mode and the second error mode being chosen in accordance with the value of the second bit set of the memory address.

25 5. A method of simulating an operation of a memory, comprising the steps of:
simulating a read/write operation corresponding to

a location specified by a lower bit set of a memory address including a plurality of bits, using a memory model describing the operation of the memory and having a memory address space which is to be specified by
5 the lower bit set, the memory address corresponding to a memory address space of the memory; and
generating an error in the read/write operation of the memory model in accordance with a value of a higher bit set of the memory address by making a change to one
10 of write data to be written to the memory model and read data read therefrom.

6. A system for simulating an operation of a memory comprising:
means for simulating a read/write operation
15 corresponding to a location specified by a first bit set of a memory address including a plurality of bits, using a memory model describing the operation of the memory; and
means for generating an error in the read/write operation of the memory model in accordance with a value of a second bit set of the memory address by making a change to one of write data to be written to the memory model and read data read therefrom,
20 the second bit set being not used for the simulation of the read/write operation using the memory model.
7. The system according to claim 6, wherein the second bit set of the memory address includes error

address information for specifying an error generating address and error mode information for specifying a content of error generation, and the error generating means comprises:

5 means for detecting whether a value of the first bit set of the memory address and a value specified by the error address information coincide with each other; and

10 means for reversing at least one bit of one of the write data and the read data in accordance with the error mode information when the value of the first bit set and the value specified by the error address information coincide with each other.

15 8. The system according to claim 6, wherein the memory model describes an operation of a nonvolatile semiconductor memory to which write data and an error correction code thereof are written in units of data size so as to correspond to each other, and the system further comprises means for simulating an error correcting operation of a memory controller for controlling the nonvolatile semiconductor memory, based on the read data read from the memory model and the error correction code, using an LSI model describing an operation of the memory controller.

20 25 9. The system according to claim 8, wherein the error generating means includes a first error mode for making a change to one of the write data to be written

to the memory model and the read data read therefrom
within the number of error correctable bits using the
error correction code and a second error mode for
making a change thereto by the number of bits exceeding
5 the number of error correctable bits, one of the first
error mode and the second error mode being chosen in
accordance with the value of the second bit set of the
memory address.

10 10. A system for simulating an operation of a
memory, comprising:

15 memory model means having a memory address space
which is to be specified by a lower bit set of a memory
address including a plurality of bits, the memory
address corresponding to a memory address space of
the memory, for simulating a read/write operation
corresponding to a location specified by the lower bit
set of the memory address; and

20 error generating means to which a higher bit set
of the memory address is supplied, for generating
an error in the read/write operation of the memory
model means in accordance with a value of the higher
bit set of the memory address by making a change to one
of write data to be written to the memory model means
and read data read therefrom.

25 11. A recording medium having stored thereon
a computer readable program for simulating an operation
of a memory, the program comprising:

first code means for simulating a read/write operation corresponding to a location specified by a first bit set of a memory address including a plurality of bits, using a memory model describing the operation of the memory; and

second code means for generating an error in the read/write operation of the memory model by making a change to one of write data to be written to the memory model and read data read therefrom in accordance with a value of a second bit set of the memory address, the second bit set being not used for the simulation using the memory model.

12. The storage medium according to claim 11, wherein the second bit set of the memory address includes error address information for specifying an error generating address and error mode information for specifying a content of error generation, and the second code means comprises:

means for detecting whether a value of the first bit set and a value specified by the error address specifying information coincide with each other; and

means for reversing at least one bit of one of the write data and the read data in accordance with the error mode information when the value of the first bit set and the value specified by the error address specifying information coincide with each other.

13. The recording medium according to claim 11,

wherein the memory model describes an operation of
a nonvolatile semiconductor memory to which write data
and an error correction code thereof are written in
units of data size so as to correspond to each other,
5 and the program further comprises third code means
for simulating an error correcting operation of
a memory controller for controlling the nonvolatile
semiconductor memory, based on the read data read from
the memory model and the error correction code, using
10 an LSI model describing an operation of the memory
controller.

14. The recording medium according to claim 13,
wherein the second code means includes a first error
mode for making a change to one of the write data to be
15 written to the memory model and the read data read
therefrom within the number of error correctable bits
using the error correction code and a second error mode
for making a change thereto by the number of bits
exceeding the number of error correctable bits, one of
20 the first error mode and the second error mode being
chosen in accordance with the value of the second bit
set of the memory address.

15. A recording medium having stored thereon
a computer readable program for simulating an operation
25 of a memory, the program comprising:

first code means for simulating a read/write
operation corresponding to a location specified by

a lower bit set of a memory address including
a plurality of bits, using a memory model describing
the operation of the memory and having a memory address
space which is to be specified by the lower bit set,
5 the memory address corresponding to a memory address
space of the memory and; and

second code means for generating an error in the
read/write operation of the memory model in accordance
with a value of a higher bit set of the memory address
10 by making a change to one of write data to be written
to the memory model and read data read therefrom.

ABSTRACT OF THE DISCLOSURE

A simulation system simulates an operation of a memory. This system includes an error generating step in addition to a memory operation simulating step.

5 An error can easily be generated in a read/write operation of a memory model only by setting a memory address. A set of free bits, which is not used for the simulation of a memory operation, is used as a memory address for indicating the error generation. It is

10 thus unnecessary to prepare a new description of a signal line exclusively for indication of error generation and it is possible to simulate a memory operation containing an error only by the normal descriptions of an address, data, and the like.




FIG. 1

DATA
ADDRESS_U
ADDRESS_M
ADDRESS_L
CONTROL




FIG. 2




FIG. 3

PAGE 1	ECC
2	ECC
3	ECC
4	ECC


FIG. 4

	TMA	TEST_ADDR	PA	MA
NAND ADDRESS	23:22	21	20:12	11
NORMAL	00	*	*	*
FAIL	FAIL MODE	*	FAIL ADDRESS	*

FIG. 5

W/R	NAND ADDRESS <23:22>	MODE	FAIL DATA
WRITE	00	PASS	NORMAL
	01	1 BIT_FAIL	DATA <07> IS INVERT
	10	2 BIT_FAIL	DATA <07:06> IS INVERT
	11	3 BIT_FAIL	DATA <07:05> IS INVERT
READ	00	PASS	NORMAL
	01	1 BIT_FAIL	DATA <07> IS INVERT
	10	2 BIT_FAIL	DATA <07:06> IS INVERT
	11	3 BIT_FAIL	DATA <07:05> IS INVERT

FIG. 6






FIG. 8




FIG. 9

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I declare:
 that I verily believe myself to be the original, first and sole (if only one individual inventor is listed below) or an original, first and joint inventor (if more than one individual inventor is listed below) of the invention in

METHOD AND SYSTEM FOR SIMULATING AN OPERATION OF
A MEMORY

the specification of which is attached hereto unless the following box is checked.

was filed on _____ as United States Application or PCT International Application No. _____, and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information of which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 35 U.S.C. 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

<u>Country</u>	<u>Category</u>	<u>Application No.</u>	<u>Filing Date</u>	<u>Priority Claim</u>
Japan	Patent	11-315884	November 5, 1999	Yes

And I hereby appoint Douglas B. Henderson (Reg. No. 20, 291), Ford F. Farabow, Jr. (Reg. No. 20, 630), Arthur S. Garrett (Reg. No. 20, 338), Donald R. Dunner (Reg. No. 19, 073), Brian G. Brunsvold (Reg. No. 22, 593), Tipton D. Jennings, IV (Reg. No. 20, 645), Jerry D. Voight (Reg. No. 23, 020), Laurence R. Hefter (Reg. No. 20, 827), Kenneth E. Payne (Reg. No. 23, 098), Herbert H. Mintz (Reg. No. 26, 691), C. Larry O'Rourke (Reg. No. 26, 014), Albert J. Santorelli (Reg. No. 22, 610), Michael C. Elmer (Reg. No. 25, 857), Richard H. Smith (Reg. No. 20, 609), Stephen L. Peterson (Reg. No. 26, 325), John M. Romary (Reg. No. 26, 331), Bruce C. Zoller (Reg. No. 27, 680), Dennis P. O'Reilly (Reg. No. 27, 932), Allen M. Sokal (Reg. No. 26, 695), Robert D. Bajefsky (Reg. No. 25, 387), Richard L. Stroup (Reg. No. 28, 478), David W. Hill (Reg. No. 28, 220), Thomas L. Irving (Reg. No. 28, 619), Charles E. Lipsey (Reg. No. 28, 165), Thomas W. Winland (Reg. No. 27, 605), Basil J. Lewris (Reg. No. 28, 818), Martin J. Fuchs (Reg. No. 28, 508), E. Robert Yoches (Reg. No. 30, 120), Barry W. Graham (Reg. No. 29, 924), Susan Haberman Griffen (Reg. No. 30, 907), Richard B. Racine (Reg. No. 30, 415), Thomas H. Jenkins (Reg. No. 30, 857), Robert E. Converse, Jr. (Reg. No. 27, 432), Clair X. Mullen, Jr. (Reg. No. 20, 348), Christopher P. Foley (Reg. No. 31, 354), John C. Paul (Reg. No. 30, 413), David M. Kelly (Reg. No. 30, 953), Kenneth J. Meyers (Reg. No. 25, 146), Carol P. Einaudi (Reg. No. 32, 220), Walter Y. Boyd, Jr. (Reg. No. 31, 738), Steven M. Anzalone (Reg. No. 32, 095), Jean B. Fordis (Reg. No. 32, 984), Barbara C. McCurdy, (Reg. No. 32, 120), James K. Hammond (Reg. No. 31, 964), Richard V. Burgujian (Reg. No. 31, 744), J. Michael Jakes (Reg. No. 32, 824), Thomas W. Banks (Reg. No. 32, 719), M. Paul Barker (Reg. No. 32, 013) and Charles E. Van Horn (Reg. No. 40, 266), each of whose address is 1300 I Street, N.W., Washington, D.C., 20005-3315, or any one of them, my attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent & Trademark Office connected therewith, and request that correspondence be directed to Finnegan, Henderson, Farabow, Garrett & Dunner, L.L.P., 1300 I Street, N.W., Washington, D.C., 20005-3315.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

DECLARATION FOR PATENT APPLICATION

I declare further that my post office address is at c/o Intellectual Property Division, KABUSHIKI KAISHA TOSHIBA, 1-1 Shibaura 1-chome, Minato-ku, Tokyo 105-8001, Japan; and that my citizenship and residence are as stated below next to my name:

Inventor: (Signature)

Date

Residence

Date: September 5, 2000

Citizen of: Japan Hamura-shi, Japan

Hideo Aizawa

Hideo Aizawa

Makoto Kishino

*Makoto Kishino*Date: September 5, 2000

Citizen of: Japan Akiruno-shi, Japan

Date: _____

Citizen of: Japan _____

Date: _____

Citizen of: Japan _____